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.TRACT
The practicability and utility of analog computers, particularly
for the solution of applied mathematical problems, is well known. The
extension of this usefulness in simple mathematical computations and
compensations in the automatic control field is also common knowledge.
The purpose of this investigation was to study the feasibility of
replacing all the d-c amplifiers by one time-shared d-c amplifier and
still retain the versatility of the analog computer. The various
functions of addition, multiplication, integration and control applica-
tions were investigated. Work was carried out at Advanced Technology
Laboratories in Mountain View, California. The authors of this thesis
worked under the supervision of Mr, Fred Fitting who originally proposed
the idea for study with the intent of investigating broader applications
of the DSLTASWITCH.
The authors wish to express their appreciation for the assistance
and encouragement given them by Mr. Fred Fitting and Assistant Professor




























4.1 Discussion of Equipment





















































The basic circuit which was to be investigated is outlined in Fig. 1.
It was our intention to study the feasibility and practicability of the
use of such an analog configuration in the control] ing of multiple input,
multiple output control processes. It was anticipated that differential
input shown in Fig. 1 would be incorporated, along with its associated
advantages, when computations or compensations of very low signal input
were required. For analysis purposes the simplification of single
input was used and the basic circuit for experimentation and analytical
studies was as illustrated in Fig. 2.
The justification for such a study is warranted by its many applica-
tions in both the control and instrumentation field. It was felt that
the time-shared computer would have the following inherent capabilities,
(1) The time-shared computer could replace the sampler, hold and
amplifier in a multiple loop sampled data control system.
(2) It could be used as a time-shared amplifier in any system in
which a large number of operational amplifiers are required. In this
application the multiplying coefficient could be different in each
channel.
(3) If the operations of multiplication and integration could be
justified to comparable accuracy of a continuous analog computer then
the realm of compact, inexpensive computer control would be available
for various types of compensation in the control field.
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Time-Shared Analog Computer with Differential Input
Figur© 1
Time— Shared Analog Computer with Single Input
Figure 2

(4) In its capacity as a "time-shared amplifier" there would be
the advantage of the amplification factor being determined by the ratio
of passive resistive elements.
(5) In its utility as a "time-shared computer" the desirability of
replacing one hundred amplifiers with one amplifier for analog computa-
tions and simulations gives the added advantage of simplicity, flexi-
bility and reliability.
It should be emphasised that it was the intention of the authors
that the hold network, or any necessary amplifier compensation, be
simple and inexpensive, in order to make the system competitive and
marketable should this feasibility study prove successful. Any devia-
tions from this requirement are outlined as recommendations in the
conclusion of this thesis.
It was decided to use the output capacitor in Fig, 2 as the hold
network required of the system and to adjust the switching sequence
and phasing to achieve the "zero-order hold" effect. Therefore there
would exist a held computed signal available for display or for opera-

















To analyse the basic circuit of Fig. 2A* it is necessary to sub-
divide the equations to consider the time when the switches are closed
(i.e. normal operational amplifier) and the effect when the switches are
open (i.e. passive computing network circuit) as outlined in Korn and
Korn (l). Because the hold is inherent to and a requirement of the time-
shared computer 9 and because the hold capacitor does not supply any
energy to the circuit during the computing sequence^ the hold capacitor
is not considered when the switches are closed. Therefore^ the output
is considered as a combination of a computed voltage level which is
then held at that required computed level. The output on the hold
capacitor is affected to a minor degree by the effect of the input
voltage level when the switches are open. It is the purpose of this
analysis to justify the reduction of the time-shared computer to an
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equivalent block diagram for the various mathematical operations. This
reduction should facilitate studies of problems in the control system
field where the time-shared controller may prove practical.
Throughout the thesis the following assumptions are mades
(1) A low drift, high gain d-c amplifier with a wide output voltage
variation (usually plus or minus 100 volts) and with a high current out-
put capability is available for G(s).
(2) Because of the switching sequence, and the phasing of the input
and output switches, it is assumed that the hold capacitor responds as
an ideal impulse integrator which retains the inverted held computed
level during the sampling interval.
(3) If the forward gain of the amplifier A is large the relation-





This assumes that the influence of the poles or zeroes introduced
by the d-c amplifier have a negligible effect in the analog response.
(4) If the circuit is subjected to a step input then the input















Consider the time when both switches are closed and using Kir-
choff's current law as outlined in Korn and Korn (l), the sum of all
currents flowing to the grid of the operational amplifier in Fig. 3 are:
A. 3^






Substitute for e from e = -A
g o e












1 + L + ± <-L) = o
Multiply through by R
f
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Lf r± a± '1l )7+ — —+—+.
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& Ri R». /?v
Provided the forward gain is large and B is small, the numerator of
equation 2 C 6 reduces tos
Co = - T e<~£± + e>. J±.l (2.8)
During the time when the switches are open, the output is held at the
computed level in accordance with the hold transfer function Gho(s) as
(2.9)
outlined by Tou(2) A~ _ ~fs
r, - Tos n ^^
T is the time constant of the decay of the held voltage dependent
upon the combined voltages through (Ft, + Rf ), (R? + Rf ) and the hold
capacitor C, acting during the sampling interval T. T ^ also accounts
for the drop off of the held voltage due to loading of the hold
capacitor by subsequent circuitry
Provided that the sampling interval is short, and provided the
loading of the hold capacitor is negligible, then T can be assumed
to- be insignificant. The equivalent transfer function for the hold
capacitor reduces to
- Ts
G h oG) = , ~ (2.10)

Combining equations 2.3 and 2.10, the summed, scaled output
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Figure 4
Therefore the overall equivalent expression for the output is















In the analog multiplying circuit of Fig. 5 the following








Subs tute for e = -A
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Multiply through by R_
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Let B be defined as






If A is large and B small the numerator of equation 2.16
approaches one and the transfer function reduces to
eo = - c* R± (2.18)
The amplification factor depends on the ratio of the resistive
elements in the forward and feedback paths. Provided the decay of the
held computed level is insignificant then the inverted, multiplied,
held output of a sinusoidal input can be represented in the following































To analyse the function of integration consider the tine when
the switches are closed, and consider an initial voltage on the feed-
back capacitor E + A E , as the accumulated voltage due to the
functioning of the normal operational amplifier (i.e. when switches
are closed) and the operation of the passive computing network
(i.e. when the switches are open). This analog configuration, with
the initial condition E + A E a is illustrated in Fig. 7»
c c
Fori c C ° ^.-5 (?^ f to (2.20)
Using Kirchoff 's first law to sum currents at the grid
4 #
A. | -+- A. j. zz *^~ ft (2.21)
(2.22)
(2.23)
R^ :i i- d R^- /?,
Divide through by C„ and substitute the operator p. °




Assuming e = - Ato o e
g
$^=— + wbe. 4 fia. /f> -J_j. -L \ = 0(2.26)
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Let B =
i/> + ^,+^ ] < 2 - 2s >
as A-^dO /*>
__p 7




- ~ \ _£^_ ^ (2.30)
^o + (£+A£c) ~ ( d^ (2#31)
In integration, if the hold capacitor were not inherent in the
time-shared computer circuit and dependent on the switching sequence,
it would be necessary to compensate the integrated output by a factor
proportional to the pulse width. This would be required because the
integrating feedback capacitor is only in the normal operational
amplifier integrating mode for the associated period of time. Because
of the sampling periods considered, the voltage input e., during the





Consider the circuit as shown in Fig. 8 during the time the
switches are open and after a unit step input has been applied. Let
E and E be the voltages on the hold and feedback capacitors respec=
tively. At the end of each computing period E and E are equal.






















voltages on the feedback and hold c apacitor respectively, thr
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Assailing the voltages on the feedback and hold capacitor are
equal and of opposite polarity after the closed-switch interval, the
transfer function of equation 2.33 reduces to
A Ec - e^ ^ [ i - e - #£7 / (2o34)
Ca. f Cf
'6 J
Where C is defined as
eq
c< cA.
Equation 2.34 is the response of the passive computing network
to a step input and A E is a voltage accumulated on the feedback
condenser during the time the switches are open. Each time the switches
are closed the voltage A E is transferred to the hold condenser and a&
c
discrete stepped voltage output is the result of the integration of a


















In order forZ\ S and t to be linear it is essential that the
c
exponent be in the linear portion of the exponential function. Expand
_
_t__
RC_ from equation 2.34 in a series
eq
A F c = €
C/Lt-O L
(2.35)




t I ' ' (2,36)
Assuming t very small and RC large the linear approximation reduces
equation 2.36 to j.




^cZTT; i/z ^'(CLa)J (2 ' 38)
Therefore j£
From equation 2.39 and subject to the restrictions of small t and
large RC , then the scaling characteristics of a continuous analog
computer can be achieved by using R and C» as the scaling factor
„
The equivalent block diagram and output function of time-shared










Calculations of Z^ E
c



























For exact linear correlation
a E = e. x ,0333
Case II; Assume C
f
= 2uf t = T = .033 sees.
C, - luf
h










**= = r[ 1 - e 2
A E = e.x .0163
C 1
For exact linear correlation
A E = e.x .0166
c 1
Case III; Assume C
f




























To determine the errors due to time-sharing of the d-c amplifier
in an analog configuration it is necessary to determine the errors
introduced in a continuous computer and then add any accumulated errors
due to time-sharing. Since only one d-c amplifier is required, it is
assumed that errors due to effects of distortion caused by dynamic
changes of gain, unbalance in the amplifier due to drift, and any other
errors introduced because of amplifier limitations are minimized in the
design of a high gain, high performance amplifier. The design necessary
for such an amplifier is specified in Korn and Korn (1).
The analog operations of addition and multiplication are subject







From equation 2.7 the factor — + ^— + ~ must be small to justify
1 2 g
that the denominator of equation 2.6 approaches one as "A" approaches
infinity. Therefore this restricts R to a very large value and the
practical limits of R», R, and R? specified by Wheeler (3) are 0.1
megohms to 10 megohms. The upper limit of 10 megohms is restricted by
the accuracy of measuring these resistors and the variable resistance
due to temperature effects.
In addition an error is introduced due to the assumption that T1
o
of -equation 2.9 is insignificant enough to warrant the reduction to
the equivalent transfer function of a perfect zero order hold. This
error is dependent on both the open-sv.'itch effects and the loading
effects on the hold capacitor. This error is not critical provided
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the sampling frequency is 30 cycles per second or faster,
.ce addition and multiplication are sin • operations the
same restrictions on T apply. The restriction for B, from equation
Rp R«
2.17, is given by r— + =~ . Since high gain is assumed,, other factors
i g
which deterrrri bh size of error, in the approximation that the
•minator of equation 2.16 approaches one, is the relative values of
R„, R. and R . These resistors should be restricted to the values pre-fig ^
viously mentioned.
Integration is accomplished by the open-switch effect of the input
en the feedback capacitor and this error is dependent on the linear
approximation outlined in equation 2.36. Since integration (during the
ti:e the switches are closed) is assumed insignificant, the value of B
given in equation 2.23, is of little consequence.
The resultant linear output error of the time-shared integrator
is given by the remainder terra of equation 2.36. The integration
error will be less than or equal tc the first term of the remainder,
|e/ ± e,» Ck tuo,, cj ;
For the percentage error £. it follows that







Therefore the percentage error for a given input will be small
provided t is very small and for larger values of feedback capacitor






t = .033 sees.
R = 1 14eg.
Therefore <£"S .1%
An error introduced by sampling in integration is evident in the
integral of a constant input to generate a ramp output. Since the
integration is not continuous but is accomplished in discrete computed
and held steps this error is the equivalent area lost as a result cf
using a zero order hold. This equivalent loss of area may be determin-
ed by \ Tx £> E for each sample and so for n samples this error
will be
J n x T x & E
c
.
For a positive ramp output this area will be substractive but for
a negative ramp the area will be additive. Provided the sampling
period is small and provided /S E is also small this error will be







The characteristics for a time-shared amplifier used as an analog
computer are essentially the same as those required of a continuous
computer amplifier. A direct-coupled amplifier requires high gain at
low frequencies and this is obtained through conductive coupling
between stages. Because of this type of coupling the output voltage
of a d-c amplifier is sensitive tc changes in the d-c reference level
or input voltage for sere input signal.
The output level of a d-c amplifier is sensitive to changes through-
out the amplifier and it tends to change or drift with time. This drift
is due to such sources as changes in plate and bias voltage supply,
change in filament voltages, change in resistance values, and changes
in vacumn-tube characteristics. The effects of drift can be reduced
by employing a well regulated power supply for the plate and filament
supplies. Suitable air-conditioning can reduce the effects of changing
resistance due to heating. The amplifier should also have incorporated
a balancing switch which facilitates the balancing without the necessity
for disconnecting the amplifier input and output terminals from the
computer setup.
If a differential amplifier is used then the adverse effects due
to power supply changes, cathode emission changes can be reduced.
Other advantages of using differential amplifiers are outlined in Korn
21

and Kern (1), It was intended that this type of amplifier would be
incorporated into the tine-shared computer circuit when low signal
levels were being multiplied to higher less critical voltage levels.
The primary difficulty of including this type of amplifier is the re-
quirement for another switch and therefore the added switching and phas-
ing problems must be considered.
Because the hold capacitor must be charged to the computed level
during the switch closure time of 200 microseconds the amplifier must
have a high current output capacity.
3.2 Switching Sequences:
Under ideal conditions the opening and closing of the input and
output switches occur in synchronism. This requires that the switches
close at exactly the same time and open together after the same closure
time. In actual practice this action is very difficult to achieve.
Therefore it is necessary to investigate the operation of the computer
when the closure time of the input and output switches is not identical.
Hake before break switching causes excessive cross-talk between channels
and therefore is undesirable. Only break before make switch action will
be considered and employed.
Switching sequences may be considered as one of the following four
C3.3SS •
. (l) Input switch closes first, opens last.
(2) Input switch closes first, output switch opens last,
(3) Output switch closes first, opens last.
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(4) Output switch closes first, input switch opens last.
Because the hold network is directly dependent on the operational
amplifier output at the end of a computing interval, the amplifier must
be disconnected from the hold first. Therefore cases 2 and 3 are not
suitable.
In case one, the amplifier is connected into the computer circuit
with the feedback path not connected until the output switch closes.
This causes saturation of the amplifier and so this sequence is not
used.
In case U, the output switch closes just before the input switch
closes and the computer circuit functions until the output switch
opens, this leaves the computed voltage on the hold capacitor.
To determine the duration of closure in a switch the circuit shown
in Fig. 13 may be used. The phasing of the switch sequence may be check'
ed by observing the duration of closure of the input and output switches





4.1 Discussion of Equipment:
The Laboratory set-up for confirmation of the time-shared computer
capabilities is illustrated in Fig. 12. As previously outlined two
break before make switches with 65% duty cycle \vere used in the input
and output of the operational amplifier. A brief description of the
equipment used is as follows.
DELTASWITCH - The Deltaswitch (Appendix: A) is a centrifugal pump
primed by a double-lipped scoop which lifts mercury from a sump into
an annular rotating pool in the rotor, from which the mercury is eject-
ed through a small nozzle. After leaving the nozzle, the mercury
impinges upon a series of contact pins in a sequential fashion. After
striking the pins, the mercury falls back into the sump and thus com-
pletes the mercury cycle. The device functions as a switch because
during the time that the mercury stream is in contact with a pin, a
low impedance electrical path exists between the pin and a pole con-
tact inserted into the sump. For experimentation two 100 pin switches,
sampling at 30 c.p.s. were used and phasing was achieved by adjusting
one switch stacked on top of the other and locking the switches when
phasing was checked on an oscilloscope.
OPERATIONAL AMPLIFIER - Because of availability, a PHILBRICK K2-X
d-c amplifier (Appendix B) was used in tandem with a FriLLBRICK booster
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of 30,000 with a maximum output current of 25 milliamperes and an out-
put voltage maximum of 55 volts. To compare accuracy, each experiment
was duplicated in the normal analog configuration utilizing the same
resistors and capacitors and also using the same amplifier.
4.2 Confirmation of Switching Sequence and Phasing:
In order to confirm the closure duration of the input and output
switches the circuit as shown in Fig. 13 was set up and the results are
illustrated in Fig. 3J+. The ragged trailing and leading edges are
indicative of the variable duty cycle experienced in this type of
switching. The wider of the two closure times was used in the input
to the grid of the d~c amplifier.
The appropriate switches were inserted in the time-shared circuit
shown in Fig. 12 and the computed level from a battery source voltage
of 1.35 volts was photographed. The computed voltage level is shown
in Fig. 15. The hold capacitor was then added across the output. Be-
cause of sporadic switching operation in the output, the held computed
levels were not consistent, so a 68-ohm resistor was added in series
with the hold capacitor and the output was recorded across the capaci-
tor. The computed held voltage is illustrated in Fig. 16. The leading
edge of the computed pulse in Fig. 14 does indicate a transient due to
switching, but the pulse quickly settles out to the required computed
level for approximately 150 microseconds. The switching transients
are filtered out by the low pass filter action of the hold and are not





























Computed Output Pulse Without Hold
Sensitivites Voltage - 6.5 volts/cm










From the theory outlined in Chapter II, the output of two constant
voltages with R„ = 1 Keg., R
n
= 1 Keg., R- = 1 Meg. should be the
inverted held replica of the summation of the two constant voltages
„
Since this operation necessitates the voltage addition at the node
during the computing interval, no problems were anticipated and none
were experienced. The results were as predicted and as shown in Figo 4.
Since addition can be considered a special case of multiplication, any
restrictions on multiplication would be applicable to addition. Since
greater emphasis was placed on multiplying the limitations of addition





From the theoretical analysis of multiplication outlined in
Chapter II, it was anticipated that the equivalent block diagram of
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To assess the feasibility and accuracy of this reduction, the
function of multiplication was considered under the following phases
of operation.
R.p




(2) Frequency response for a fixed :r— ratio,
it.
l
(3) Successive multiplication on adjacent pins.
The scaling factor or multiplication ratio was varied from a ratio
of 1,10,100 to 1,000 and the output was photographed for a constant
input frequency of 3 cycles per second. The oscilloscope voltage sensi-
tivities for display of the input and output were adjusted depending on
the scaling factor, and the two frequencies were recorded on a dual-beam
oscilloscope. The results of these tests are shown in Fig. 17 to 20.
4.4(ii) Frequency Response.
To illustrate the dependence of the time-shared computer on sampl-
ing frequency, and to establish an upper limit on the input frequency,














Time - 50 millisecs/cm
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Time - 50 millisecs/cm





Time - 50 millisecs/cm
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The multiplying ratio 5— was kept constant at one and the input frequency
i
was varied from .5 to 10 cycles per second. The output was photographed
and Figs. 21 to 26 illustrate the operation of the zero order hold and
the limitations imposed on the system by sampling.
4.4(iii) Consecutive Multiplication.
In order to determine the ability to multiply on two consecutive
pins the circuit was set up to allow the input to be multiplied by a
factor of two on one pin and then by another factor of two on the adja-
cent pin. With an input of one cycle per second the output was as
















In Chapter II the analysis of integration indicated that with a
capacitor in the feedback path of the time-shared computer the operation
of integration could be achieved, but it was dependent on the magnitude
of A E generated during the time the switches are open. To confirm
this^ the feedback capacitor was connected across the d-c amplifier in-
side both switches and the circuit was then subjected to a step input.
The resultant output voltage indicated that the phenomenon of integra-
tion was primarily a function of the passive computing network operating
on the input voltage during the time the switches are open.
Because integration errors are a function of gain, the size of
resistors, and capacitors, and because these errors are cumulative, it
was decided to compare continuous analog integration with time-shared
integration. Identical resistors, capacitors and amplifiers were used
and an attempt was made to correlate these results. It was hoped
comparable accuracy and correlation between the results could be achiev-
ed by this technique of equalizing these parameters. Since it was
desirable to retain the same scaling capability in the time-shared
computer, checks were carried out on integration using various values
of feedback capacitor
Integration was checked for a step input and also for a sinusoi-




The values of feedback capacitor in the time-shared configuration
of Fig, 12 were varied from 2uf to .luf . The circuit wa.i3 subjected to
a step input and the output for both the continuous and time-shared
computers were recorded and are illustrated in Figs. 2^ to 30.
4.5(ii) Sinusoidal Input.
The sinusoidal response was recorded for various input frequencies
from .1 cycle per second to 3 cycles per second. The values of the
parameters were fixed at R. =1 Meg., C f = luf and C, =" luf. The out-
put of both the continuous and tine-shared integration are shown in
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4.6 Applications of the Time* Analog Comput i :
As typical applications, the si and integration properties
were time-shared in the simulation of a second order control system.
The system shown in Fig. 36 is a highly damped, second order, control
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Figure 36
Where W = the undamped natural frequency of the system
J = the damping factor; chosen to be 0.3
t = the settling time =^j~ - 1 second
5 5
n




W - the frequency of transient oscillations
=6.25 J 1 - (.8) = 3.74 radians per second.
The response of this system to a unit step input is determined
by the following equation
f W t
-




where A = 1 fw =
' n
i//- ISO - 36.5° - 143.5°
- 5
/l-p- - \jjj u(t)
sin f 0.6
For this system the response to a unit step input is given by
eQ - 1 + 1.67 e~
5t
Sin (3 . 74t - 143.5°)
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was setup as illustrated in Fig. 39 and the response to a step input
is shown in Fig. 42.
The tine-shared summer, or sampled error, response of the same




With the same values for W and P as in the continuous case the
n J
closed loop z-transform of the system is given by
6 / \ - .0199 ( Z + .382)
6i(z) [Z-(.8483 + A. 112)J[_Z-(. 8483 - j.H2)J
Because of the saiapling frequency of 0.033 sees, any calculations
were susceptible to inaccuracies due to round off errors and so second
order approximations were used as outlined in Tou (2). The results of
the calculations were as follows,
L - magnitude of peak overshoot - 14$
t - time to oeak overshoot
P
t - settling time
- 0.66 sees.
- 1.35 sees.








The time-shared integiation simulation with a hold network is
outlined in Fig. 38.
Figure 38
The output of the system was determined by the z-transform
analysis and the equation of the output for the closed loop response





Second order approximations were again used and the following
results determined,
M - magnitude of peak overshoot - 15%
t - time to peak overshoot
P
t - settling time
~ O.56 sees.
•= 1.2? sees.
The tine-shared integration simulation is outlined in Fig. 41
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The basic aim of this thesis was to evaluate the practicability
of a time-shared amplifier in an analog computing configuration. From
the experimental results outlined in the previous chapter it can be
justified that the time-shared computer does retain the elementary
computing capabilities of a continuous computer. The time-shared
computer is subject to the more stringent limitations imposed by
sampling, and also limitations imposed by the experimental equipment
available.
From the results of studies of switching sequences and phasing
there is indicated the undesirable feature of a transient on the lead-
ing edge of the computing pulse. Similarly, the existence of variable
switch contact resistance, capacity effects, and variable duty cycle
reduce the reliability and accuracy of experimental data. Nevertheless
the hold capacitor does function as the low pass filter and zero order
hold as predicted. The assumption that the T time constant due to
loading is insignificant, is only applicable when operating into a
high impedance. Loading effects became more restrictive in the investi-
gation of integration.
Although addition was only experimentally verified for the summa-
tion of two battery voltages the accuracy was within one percent of the
computed voltage level and so the equivalence as a summer, sampler and
hold is warranted. Any restrictions on multiplying because of sampling
54

frequency may be extended equally well to a summation network operat-
ing on variable inputs.
The experimental results of multiplication indicate that the equiv-
alent transfer function of equation 2,19, and the assumptions made to
achieve this equation, are reasonable. Verification was made of the
scaling capability of the time-shared computer as indicated in Figs, 17
to 20. The lack of correlation, especially at the higher ratio of
1,000, may be attributed to the error expected from equation 2.17 and
errors introduced by equipment defficiencies and instrument calibration.
Although Shannon's sampling theorem says that in order to recover
the input signal, the sampling frequency should be larger than or equal
to twice the highest frequency component of the input signal; the results
of the time-shared system for a sinusoidal input imply a much higher
frequency requirement. A more realistic criterion for the time-shared
multiplier would be the requirement that the sampling frequency be at
least ten times the highest frequency component of the input. This
requirement is evident in the response of the system to a 3 cycle per
second input when sampling at a rate of 30 cycles per second. This
optimum frequency could have been extended in these experiments to 30
cycles per second by connecting 10 pins in one channel and thereby
sample at a rate of 300 cycles per second.
Successive multiplication, as shown in Fig. 27, does not impose
any problems of inaccuracies in this type of multiplication due to
the loading of the hold in one computing channel by an adjacent
55

computing operational amplifier. The accuracy of successive multiplica-
tion by a factor 2 was found to be very good.
Although the operation of the time-shared integrator can be ex-
plained as a combined function of the open and closed switch intervals,
the correlation with the larger values of feedback capacitor is quite
marked. The lag or error introduced with the ,luf feedback capacitor
can be attributed to the non-linearity of the exponential term of
equation 2.34. The predicted error from the calculated value of equa-
tion 2.34 is 17.4 percent whereas the experimental error is approxi-
mately 23 percent. The difference between these errors may be due in
part to the loading of the hold capacitor by the recorder. This was
found to be more critical with the smaller values of feedback capacitor
.
In Fig. 29 the sporadic break in the slope of the integrated output was
due to lack of consistency in the switching sequence because of insta-
bility of the duty cycle of the switches used. The response of the
time-shared integrator to a sinusoidal input is in very close correspon-
dence with the output curves of a normal continuous integrator. At the
lower input frequencies the time-shared output was recorded at higher
recorder speeds and no phase shift, other than the 90 degrees due to
normal integration, was apparent.
With regard to the application of the time-shared analog computer,
comparisons of the continuous, time-shared calculations, and time-shared
experimental rssults are outlined in Table I.
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Time-Shared Calculations Continuous Time-Shared Experimental





Mn lk% 15% 2.95% 2.06#
tp 0.66 sees, O.56 sees. 0.95 sees. 1.0 sees,
ts 1.35 sees. 1.27 sees. 1.4 sees. 1.3 sees.
It is to be noted that the peak overshoots are much less than the
predicted, as determined from second order approximations. The compari-
son between the settling times are reasonable but the times to peak
overshoot show little correlation. These discrepancies may be due to
the effects of loading on the hold and also because second order approxi-
mations do not consider the transient effects of the zeros in the analy-
sis.
Nevertheless when the two curves, continuous and time-shared, are
superimposed the detremental effects of larger overshoot and the faster
times to peak overshoot, due to sampling, are not discernable. This
would indicate that for the system considered there is little or no
difference, particularly for the summer, between the continuous and
time-3hared simulations.
The simulations that have just been considered are indicative of
the capabilities of this basic circuit when employed as a controller.
In this particular application, the desirable features of summing,
variable gain, and integration are available for utilization or com-
pensation as required by a controller in any one of the one hundred





On the basis of the results of the preceding investigations it can
be concluded that the time-shared computer or controller applications
are predictable and accurate for the functions of addition, multiplica-
tion and integration. Therefore the utility of this concept as outlined
in the introduction, wherein its merits as a time-shared amplifier and
computer are elaborated, have been justified for further development
and application. These results could be improved subject to the
following considerations.
The best switching sequence appears to be two break before make
Deltaswitches. This type of switching has proven to be the only
practical experimental solution to the problem. Nevertheless the Delta-
switch introduces the effects of cross-talk, capacitive pick-up, variable
contact resistance, variable duty cycle and some switching noise. For
signal levels to 10 millivolts these effects do not influence the com-
puting accuracy. Since the switching sequence, described in Section 3<>2,
and phasing are an inherent requirement of the system other types of
switching could be considered in future studies.
(1) A switch manufactured by Magnavox which utilizes a rotating
magnetic field instead of the mercury jet should be considered. The
details of this switch are given in Control Engineering (i+)o
(2) To reduce cross-talk and permit definite on-off switching with
low noise, the glass enclosed reed relay contact capsules, outlined in
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Electronics (5), could be employed. The capsules could be actuated by
one Deltaswitch at a low impedance level with the phasing accomplished
by a capacitor-resistcr time constant adjustment on each capsule if
required. Phis type of switching would have the advantage of high
Impedance level handling of the operational amplifier, and the require-
ment of only one Deltaswitch,
(3) Electronic switching should be considered but this may be
limited by the requirement for a wider closure time in the input than
in the output and also the requirement for easy phasing* To accomplish
this, with a diode matrix type of switching controlled by two multi-
vibrators for 100 channels, is a major design problem. The complexity
and cost of such a dual switching capability may only be justified in
large scale, high cost time-shared applications.
Better performance could be expected from a Deltaswitch with a
fewer number of pins. This would alleviate the requirement for the
small resistor in series with the hold condenser. By using a 64-pin
switch, which is available, the sproadic switching operation due to
variable duty cycle would be less likely.
Closer correlation between the continuous and time-shared computer
could be achieved by sampling more frequently. Under the existing
experimental setup the sampling frequency could have been extended to
300 cycles per second by connecting every tenth pin together to give
a ten channel capability. It is anticipated that the frequency limit,




Loading of the hold capacitor was found to be a major factor in
the ti r.c-shared circuit. The effects of loading on the hold circuit
were more pronounced in integration than in the other analog operatiore.
Any attempt to integrate successively did not prove feasible. Because
of this restriction it would be better to have a balanced cathode
follower stage incorporated in the circuit to function as an isolating
stage. This proposed circuit is described in Fig. 46.
Time-Shared Analog Computer with Cathode Follower Hold
Figure 46
Because the cathode follower would isolate the hold capacitor
from the open switch effects of the input voltage, and because the
cathode follower functions as the energy source, the time constant T
o
would be insignificant and a more perfect zero order hold would result.
Similarly the computation of A E in equation 2.34 would reduce to
A£c - e,N (j -e~;&] (6-D
This simplification would retain the scaling capability outlined
in integration. If the same requirements for linearity are imposed on
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the exponential e RC„ then integration should function as described
by equation 6.1 and greater accuracy would result over a wider range of
values of feedback capacitor.
The block diagram equivalent of the time-shared computer has been
justified by experimental results in the various phases studied. It is
appreciated that the use of such equivalence would be cumbersome in
setting up simple problems or compensations. Provided the sampling fre-
quency is increased, by methods previously described, the time-shared
computer may then be considered comparable to a continuous analog system
and therefore there would be no requirement for Z-transform calculations.
To prevent the transient on the leading edge of the computed pulse
it is possible to compensate the response of the d-c amplifier so the
amplifier has a slower rise time. This would reduce the transient
effect even though this has not been a factor in the computing accuracy
of the circuit. The low frequency gain of the amplifier should be as
high as possible to minimize error and to increase the performance of





SUGGESTIONS FOR FUTURE ANALYSIS
A study should be made of the feasibility and practicability of the
circuit outlined in Fig. 46»
Investigations should be carried out to determine the upper fre-
quency limit of sampling. This upper limit would be a function of the
open loop gain of the amplifier, the duration of closure time of the
switches, and particularly the generation of A E during the time the
switches are open.
Successive integration at the higher sampling frequencies should
be investigated using the circuit outlined in Fig. 46. The ultimate
criterion for correlation between the time-shared and continuous
computer would be the comparable solution of a simple second order
differential equation.
Studies could be made of the types of switching recommended in
the conclusions.
Investigations could be made of the function generating capabili-
ties of the circuit in Fig. 47. The function generating characteristics
were checked for the basic circuit outlined in Fig. 2. The circuit did
function and the output was comparable to that expected from a single
pole lag network. Time precluded further investigation of this time-
shared function generating phenomenon. If the balanced cathode
follower, suggested in Fig. 46, were incorporated, the mathematical




In this analysis it was assumed that the passive computing net-
work was cf prime importance in function generation. Similarly, it
was assumed that at the end of each computing interval, the voltage
across the output of the cathode follower and the voltage on the feed-
back capacitor were equal.
Figure 47
From a similar analysis, as outlined for integration, it was determined
that the controlling transfer function for the time-shared configura-
tion of Fig. 47 would be given by
e.
e =

















From equation (7.1> the output would be stepped held exponential
R + R
curve controlled by the pole of the ratio of i f and attenuated
Wi







.rr., Electronic Analog Computers,
McGraw-Hill Book Company, 1952.
(2) Tou, Julius To, Digital and Sampled-Data Control Systems,
;Graw-Hill Book Company, 1959.
(3) wheeler, R.C.H., Basic Theory of the Electronic Analog
Computer, Donner Scientific Company, 195<'.
(L) Control Engineering, November 1958.
(5) Electronics, September 30, I960.
BIBLIC -
w'ass, C.A.A., Introduction to Electronic Analog Computers
LcGraw-Hil] Book Company, Ne*i York, 1956.
Ragazzini, J. R. and G. F. Franklin, Sampled Data Control Systems
McGraw-Hill Book Company, New York, 1953.
Jury, E.IoJ., Sampled Data Control Syst;
John Wiley & Sons, Inc., New York, 1953.
West, J. C, Servomechanisms, English Universities Press, LTD.,
Saint Paul's House, Warwich Square, London, 1953.
Truxal, J. G, Control Engineers Handbook,
McGraw-Hill Book Company, Toronto, 1953.
64

1DfiI,TASWIT(!!I is a unique cotnmutating device utilizing a
mercury stream for ;i wiper arm. A rotor lifts mercury from
a pool; centrifugal acceleration forces it through a nozzle as
a high velocity stream. This rotating mercury jet contacts
peripheral commutator contacts, forming a very low electrical
resistance path between it and a common contact in the mer-
cury pool. DELTASWITCH has no brushes; therefore the.
problems of high noise, contact bounce, arcing, mechanical
wear and duty cycle changes are completely avoided.
"Patent 2,782,273





Optimum: 1800 to 3600. RPM. Special models: to 6000 RPM.
Any number of commutator contacts to 120.
Deltaswitch is a single-pole commutator. Multipole operation is achieved by stacking units
and driving them with a common motor.
POLE PHASING Phase relationship is adjustable. Once set, phase angle remains constant within ±15 min-
utes of are over long periods of time.
DUTY CYCLE Duty cycle (ratio of time in contact to time between initiation of successive pulses) can be
varied over a wide range by factory adjustment. Standard models provide a duty cycle of
50% with an accuracy of ±7%. Low duty cycles (under 40%) with a large number of
eonlacts are not recommended.
CONTACT RESISTANCE T,ess than 1 ohm (with a 1 volt potential difference).
INSULATION RESISTANCE Approximately 120 megohms. With Deltaswitch operating, 150 volts between adjacent con-
tarts ol a 64-contact switch results in a leakage current of 1 to 1^4 microamperes.
NOISE LEVEL Primarily a function of switch speed and input resistance. Approximately 10 microvolts at





Design Center Electrical Characteristics
Gain: Output Capabilities:
30,000 dc open loop (depending Output
upon the application — see text) Voltage
Response: — Small signal:
1 usee rise time with band width ~~ 100v — 1 .0 ma
over 250 kc when used as a Ov ± 3.2 ma
unity- gain inverter
Drift Rate:
± 5 mv per day referred to
the input (see text— "DRIFT")
Differential Input Levels:
Impedance: — Either input:
Above lOOM (open grid)
Voltage Range:
Inputs together (common
mode) : —50 to + 50 volts
Current:— Either input:
Typically less than 10-8 amp
(insulation leakage)
Bias Required for Balance:
Adjustable from 0.8 to 1.8 volt
between pins 1 and 2 (pin 1
positive with respect to pin 2)
(See figures 2, 3.)
Physical Characteristics









current is very much larger
in the positive direction, but
is the same as above in the
negative direction.
*With a 100K, 2-watt re-
sistor connected between pin
6 (output) and pin 3 ( — 300
vdc). This necessarily op-
erates the 6AN8 at its maxi-
mum plate dissipation and
shortens tube life.
Power Required: (for full output)
Normal Operation: (100K load)
11.8 ma at +300 vdc
8.2 ma at - 300 vdc
0.75 amp at 6.3 vac or vdc
*Case HP
17.8 ma at +300 vdc
12.2 ma at "300 vdc





Molded plastic, sealed unit
Temperature:
Maximum allowable






Overall : 4'/2 in. h
Above Socket: l'/iew





The Model K2-X is a high gain, wide band, plug-in,
dc operational amplifier, designed and constructed for
use as a basic subassembly in analog computer and in-
strument applications. It is primarily useful in feedback
circuits where a high open loop gain and an output volt-
age range of from minus to plus 100 volts are required.
The open loop dc gain for normal operation with a ±60
volt swing and a 50K load is 30,000. With a ±100 volt
swing, the dc gain may decrease to 5,000. With these
units, computing devices of all speeds can be assembled
with a minimum of external circuitry. A schematic dia-
gram of the K2-X is shown in figure 4.
The K2-X will perform the same operations as the
K2-W but needs much better ventilation. It features
balanced differential inputs for low drift, high input im-
pedance, low output impedance, high performance, and
economy of operation. Its range of operation is from dc
to above 250 kc.
With appropriate circuitry, the K2-X maintains the
two inputs at nearly equal potentials. The residual offset
can readily be biased out. (See BIASING METHODS.)
Operationally, the K2-X plugs into the same socket as
the K2-W, and uses the same connections for power and
for computing signals. Because of its greater band width,
the K2-X will not tolerate quite as large a direct capaci-
OPERATIONAL ^~
SYMBOL
Figure 1. K2-X Operational Amplifier
tive load as does the K2-W. Also, its output must not be
grounded,
APPLICATIONS
The K2-X Operational Amplifier can be used for ana-
log computation in feedback systems of any complexity.
It is entirely compatible with the K2-W and the two can
be used in the same assemblages,, each being used to ex-
ploit its own special characteristics. The K2-X permits
steeper wave fronts and greater signal excursions. Also,
its greater output power allows the use of computing net-
works that require higher voltages and currents than are
possible with the K2-W. However, be sure to provide
ample ventilation.
I0K 1M 10K im
Figure 2. Extra Wide Range Amplifier
For straight amplification, the two amplifier tandem
arrangement shown in figure 2 is very useful. It offers a
more than tenfold speeding-up of the response time for
higher gains. Separate resistors can be used for each of
the feedforward and feedback elements with binary or
decade switching, or the two controls can be ganged to
provide a single gain adjustment of extraordinary dy-
namic range.
With this circuit, (See figure 2.) the effective input








Maximum: ±25 ma at to ±55 vdc
Load Impedance:
Minimum for 50 volt output: 1.7K
Maximum capacitance recommended












shunted by 10 iifil
Power:
25 ma at +300 vdc quiescent
35 ma at - 300 vdc quiescent












Installed: 3 oz. Packed: 5 l/2 oz.
GENERAL DESCRIPTION
Model K2-B1 Booster Amplifier is a follower designed
for use with Model K2-W or K2-X Amplifiers to in-
crease their available output current. Output currents as
high as ±25 milliamperes at ±55 volts can be obtained
from the unit.
The Model K2-B1 is conservatively designed to avoid
self-destruction under severe overload and accidental
grounding conditions. It is enclosed in the same type
case as the K2-W, but its dissipation is almost five times
that of the K2-W. It can be operated in a well ventilated
HK Operafional Manifold. If it is to be enclosed, provi-
sion must be made for getting rid of its 24 watts dis-
sipation without raising the case's hot-spot temperature
above 70°C (158°F).
Figure 1. Model K2-B1, Booster Follower
APPLICATION
K2-B1 is normally used inside the feedback loop as
shown in figure 2. When applied under these condi-
tions, the usual operational relationships obtain: that is,
e/e, = — z f /z,. The output of the K2-W or K2-X,
because of the high loop gain, will automatically adjust
itself to enforce this condition; that is, within its ratings
it will compensate for attenuation and offset in K2-B1
and reduce its output impedance.
-KID
Figure 2. Typical Application
of a K2-B1 to Operational Circuitry
Figure 3 shows the installation of a K2-B1 in an op-
erational manifold, where it is plugged in adjacent to a
K2-W. The K2-B1 can be used in most of the applica-
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